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ABSTRACT
Packet-switched networks-on-chip (NOC) have been advo-
cated as the solution to the challenge of organizing efficient
and reliable communication structures among the compo-
nents of a system-on-chip (SOC). A critical issue in de-
signing a NOC is to determine its topology given the set
of point-to-point communication requirements among these
components. We present a novel approach to on-chip com-
munication synthesis that is based on the iterative combina-
tion of two efficient computational steps: (1) an application
of the k-Median algorithm to coarsely determine the global
communication structure (which may turned out not be a
network after all), and a (2) a variation of the shortest-path
algorithm in order to finely tune the data flows on the com-
munication channels. The application of our method to case
studies taken from the literature shows that we can auto-
matically synthesize optimal NOC topologies for multi-core
on-chip processors and it offers new insights on why NOC
are not necessarily a value proposition for some classes of
application-specific SOCs.
1. INTRODUCTION
Several researchers have advocated the design of packet-
switched NOC to organize efficiently and reliably the global
communication on chips designed with nanometer technolo-
gies (see Section 2). Designers in the academia have already
fabricated chips with examples of NOCs. The MIT Raw chip
contains a direct on-chip network implementation to connect
a fully programmable SOC consisting of an array of identical
computational tiles with local storage. Full programmabil-
ity means that the compiler can program both the function
of each tile and the interconnections among them [29]. Also,
two distinct chips that were built at KAIST present NOCs
that are based respectively on a one-level flat star topol-
ogy [22] and two-level hierarchical star topology [21]. On
the other hand, the fact that to date there are not many fab-
ricated industrial chips featuring a packet-switched NOC is
perhaps a sign that in terms of design application and tech-
nology processes, we may have not reached yet the point
where such concept is a value proposition. In our intent,
the present paper offers a contribution to understand better
why this may be the case.
It is a fact that sometime in the NOC literature papers
the characteristic of on-chip communication are not taken
properly in the account while researchers focus on optimiz-
ing quality-of-service (QoS) parameters for on-chip (micro-
)networks with methods that are typical of traditional com-
puter (macro-)networks. Instead, it is important to consider
the following facts:
• with nanometer technologies corner-to-corner on-chip
transmission requires multiple clock cycles of latency [7,
14]; in fact, for a given technology process and a cho-
sen transmission frequency, on-chip communication is
limited by the critical sequential distance of the metal
layer, i.e. the maximum distance that a signal can
travel in an interconnect that has been optimally sized
and optimally buffered uniformly within a single clock
period [27];
• with nanometer technologies bandwidth is not an issue
for on-chip communication: the availability of tens of
thousands of track per chip edge guarantees a band-
width per signal in the order of gigabytes and a global
on-chip bandwidth in the order of terabytes [7];
• data buffering and routing is more expensive than for
macro-networks both in terms of area and power (in
fact, the area of a NOC router is dominated by buffer
space [8]), a fact that should be carefully considered
while deciding to build a packet-switched network in-
stead of relying on more traditional communication
schemes based on point-to-point channels.
Fortunately, some of these characteristics match well the
fact that SOC design is mainly an average-case, throughput-
driven design, and not a worst-case latency-driven design [23].
In the present work we rely on careful physical models
of the network components (wire, repeaters, switches) re-
cently proposed in the literature (Section 3) and we use them
to derive an abstraction of the NOC cost metrics that we
use to define formally the on-chip communication synthesis
problem (Section 4). This is a combinatorial optimization
problem where the inputs are a set of point-to-point com-
munication requirements between SOC components. Each
requirements is expressed in terms of distance (based on
the relative position of the components ports) and data
bandwidth. The optimality criterion for the problem is de-
fined as a cost function that combines the energy spent in
communicating and buffering/routing data. The solution of
this computationally-hard problem is obtained through an
heuristic that combines two efficient computational steps:
(1) an application of the k-Median algorithm to coarsely
determine the global communication structure (which may
turned out not be a network after all), and a (2) a varia-
tion of the shortest-path algorithm in order to finely tune
the data flows on the communication channels. The final
result is an optimal communication scheme for the given
requirements that may or may not end up being a NOC.
Notice that we focus on the critical step of synthesizing the
topology of the communication network, because we think
that the choice of the packet-routing protocol is somewhat
secondary (in any case for NOC most researchers argue for
wormhole or flit-reservation flow-control techniques).
Many researchers have been arguing that NOC are likely
to replace bus-based communication, which does not scale
well, because they have higher bandwidth and support mul-
tiple concurrent communications. A question that has re-
mained largely unaddressed is whether NOC will replace
traditional point-to-point communication lines. In Section 6
we show that for application-specific designs this seems un-
likely, while NOC may represent an interesting solution for
multi-core general-purpose processors. However, the choice
of the NOC topology in this case is strongly dependent on
the characteristics of the chosen technology process and a
delicate balance of power/performance tradeoffs. These re-
sults may help explain the relatively small number of com-
mercial chips that have embraced the NOC paradigm to
date.
2. RELATED WORK
Hemani et al. were among the first to propose the idea of a
packet-switched NOC as part of a design methodology aimed
to cope with the complexity of the billion-transistor SOCs
of the future [11]. At DAC’01 Dally and Towles argued the
various benefits of designing an on-chip packet-switched net-
work as a shared resource for global communication instead
of using conventional circuits connected via the dedicated
wires that are automatically routed by CAD tools [8]. In
particular, they advocated that such micro-networks should
be built with the top-level metal layers and carefully tun-
ing their electrical parameters. In turn this would enable
the use of high-performance circuits (e.g., based on pulsed
on-chip current-mode signalling [18]) that result in signifi-
cantly lower power dissipation, higher propagation velocity,
and higher bandwidth than what traditional interconnect
can achieve. In a IEEE Computer paper, Benini and De
Micheli postulated that “the layered design of reconfigurable
micronetworks, which exploits the methods and tools used
for general networks, can best achieve efficient communi-
cation on SOCs” [3]. They clarified that, differently from
macroscopic networks that emphasize general-purpose com-
munication and modularity, SOC developers can design the
network fabric on silicon from scratch, thereby tailoring the
NOC to to the target class of applications (design-time spe-
cialization) [3].
Over the last four years several research groups have pro-
posed various NOC design methodologies [9, 12, 17, 32]. In
particular, NetChip [4] is a complete design flow that starts
from a high-level application specification, derives an opti-
mized NOC configuration with respect to different design
objectives, and instantiates the selected application-specific
on-chip micro-network. The synthesis is partitioned into
major steps (topology mapping, selection, and generation)
and relies on a library of pre-designed topologies (mesh,
torus, hypercube, butterfly,...). The design flow combines
CAD tools (SUNMAP [24], ×pipesCompiler [16]) leveraging
the flexibility of ×pipes [6], a library of reusable and scalable
components (interfaces, switches, links) that are design-time
tunable.
Instead of seeking an application-specific NOC, other re-
Figure 1: First-order RC model of a wire [13].
searchers have focused on mapping the application on a pro-
grammable multi-core architecture. Hu and Marculescu [15]
assumed to have given (1) a 2-D mesh NOC and (2) an ap-
plication characterization graph (APCG) representing the
interaction of the functional blocks for the desired applica-
tion and focused on the solution of two problems (mapping
and routing) to implement the APCG on the NOC with op-
timal energy and performance. Lahiri et al. also addressed
the problem of mapping a system’s communication require-
ments to a regular communication architecture, but they
specialized on network topologies consisting of collections
of channels (point-to-point links or shared busses) intercon-
nected by bridges [20].
In [25] Pinto et al. proposed an algorithm for the auto-
matic synthesis of a communication architecture among a set
of computational blocks once their relative positions and re-
quired pairwise communication bandwidth is provided. How-
ever, their results are limited to the synthesis of bus-based
topologies. Further, since the original algorithm is compu-
tationally very expensive, they proposed an heuristic that
splits the optimization problem into two steps: clustering
of constraints and cluster implementation [26]. Srinivasan
et al., proposed an LP-based approach for the synthesis of
application-specific NOCs that does not assume an existing
interconnection scheme [28]. However, this approach con-
siders only the router architecture and, as many others be-
fore, neglects the advantages that traditional point-to-point
connections implemented by VLSI wires offer in terms of
bandwidth and power.
As far as we know the present paper is the first one to
present a method for the hierarchical synthesis of NOC topolo-
gies that (1) does not rely on mapping onto pre-designed reg-
ular communication fabrics (but it synthesizes them!) and
(2) accounts for the peculiar technology characteristics of
on-chip communication.
3. MODELING ON-CHIP COMMUNICATION
We present here the physical model for wires and routers,
i.e. the “building blocks” of our on-chip communication
structures.
Wires. It is well-known that, while the on-chip propagation
delay increases proportionally to the square of the intercon-
nection length because both capacitance and resistance in-
crease linearly with length, designers can insert an optimal
number of optimally sized repeaters in order to divide the
interconnect wire into smaller subsections, thereby making
the delay linear with its length [2]. Figure 1 shows the clas-
sic first-order RC model of a repeated wire [2, 14, 13] where
Rd is the driving repeater resistance, w is the width of the
repeater nmos transistor normalized by the minimum tech-
nology width, β is the pmos-to-nmos sizing ratio, Cd and Cg
are diffusion and gate capacitance per unit width, Rw and
Cw are wire resistance and capacitance per unit length, and
lsg is the length of the repeated segment. This first order













For a given technology process and a chosen metal layer,
there exists a minimum length lsg (critical repeater length)
beyond which inserting an optimal-sized repeater makes the
interconnect delay smaller than that of the corresponding
un-repeated wire [27]. The delay d of a critical repeater
length is sometime referred as critical delay. Figure 1 shows
also the minimum-sized flip-flops that are used to drive and
sample the signal on the wire 1. These flip-flops are sepa-
rated by a stage length lst. Therefore, one can define the
critical sequential length as the maximum distance that a
signal can travel in an interconnect that has been optimally
sized and optimally buffered uniformly within a single clock
period T , whose duration is determined by the particular
technology process [27]. In fact, the technology process sets
a lower bound on T , while designers can trade-off the du-






Saxena et al. have shown how, under the assumption of
classic 0.7× scaling theory, both the critical repeater and
sequential lengths decrease with process scaling (at approx-
imated rates of 0.57× and 0.43× per generation respectively)
and that the percentage of wires requiring clocked repeaters
continues to grow. As predicted by several other researchers,
wire pipelining will become pervasive in nanometer tech-
nologies making on-chip global communication require an
increasing number of clock cycles.
For instances, Heo and Asanovic calculated that using a
clock period of 500ps with a 70nm technology the critical
sequential length lst varies between 2.10mm and 8.88mm
depending on the wire metal layer [13]. Similarly, Kumar et
al. considered a 65nm process with 4 metal layers in the 1X
plane and 2 layers in each of the 2X, 4X, and 8X planes, and,
for transmission clock frequency of 2.5Ghz at 1.1V , reported
the following values of lst: 1.5mm for 1X, 3.0mm for 2X,
5.0mm for 4X, and 8.0mm for 8X [19]. Notice that these
clock frequencies are not very aggressive for such processes
leaving room for designers to increase them as long as they
are willing to tolerate smaller value of lst and, consequently,
higher point-to-point communication latencies in terms of
clock cycles. In fact, this is trade-off is likely as designers
are typically forced to trade-off latency for bandwidth.
The power dissipated by a line of length L composed of n
stages lst, running at frequency
1
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where q is the ratio of the repeater gate cap and wire cap
within a wire segment, Cff is the flip-flop capacitance and
krep and kff are leakage power coefficients for repeaters and
flip-flops respectively. The first term of the equation is the
switching power component and the latter is the leakage
1
In this paper, we assume traditional on-chip signalling while we leave the ex-
tension of our approach to more advance circuit techniques [18] for future work.
Figure 2: Block diagram of an input-queued router.
power component. Leakage power scales super-linearly in
nanometer technologies (1 < 1 + γ < 2).
Routers. The task of a router (Figure 2) in a packet-
switched network is to receive data streams, or commodi-
ties, form input ports i1, ..., in, and switch them to the out-
put ports o1, ..., om. A packet arriving at an input port is
temporarily stored in a local memory. The local storage is
represented by the set of queues Fi in Figure 2. The head
of queue packets are sent to the output ports depending on
the content of a routing table. If more that one packet must
be sent to the same output port, a scheduler decides which
one goes first depending on their priority.
The area of a NOC router is dominated by the buffer
space [8] but the total area overhead of the NOC with re-
spect to the whole SOC is estimated to be minor (about 6.6%
in [8]). Assuming that buffering queues, cross-bar switch,
and scheduler run at the same clock frequency, the power
dissipated by a router is [15, 31]:
Prouter = Pbuffer + Pswitch + Pscheduler
To model the router power dissipation we rely on the re-
sults of the Orion project [10], which demonstrated that
this is linear in the packet injection rate, i.e. in the chan-
nel communication bandwidth [31]. The reason is that the
contribution of the input queues and crossbar switches are
dominant.
Network Cost Metrics. Our virtual communication
library is composed of two elements: communication links
and routers/repeaters. The modeling of their cost and per-
formance is the result of a careful abstraction of their imple-
mentations on silicon and, particularly, accounts for parame-
ters that are becoming increasingly important with nanome-
ter technologies like the critical sequential length and leak-
age power.
Let G(V,E, ω, pi) be a graph denoting a network. The
set of vertices is V is partitioned in the set of sources S,
destinations D and routers R. For each pair (s, d) ∈ S ×D,
let b(s, d) be the amount of (s, d)-commodity that must be
routed in the network G. The function ω : E×S×D → R+
associates to each edge e ∈ E and each (s, d)-commodity, a
positive value representing the amount of that commodity
that flows through e. The function pi : V → R2 associates
to each node a position in the Euclidean plane. Also, let
w : E → R+ be the aggregate data flow function defined by
∀e ∈ E, w(e) =
P
(s,d)∈S×D ω(e, (s, d)).
An edge e = (u, v) in G is the abstraction of an on-chip
communication link (which ultimately corresponds to a bun-
dle of wires). The cost of such a link depends on the dis-
tance that it spans and on the number of data bits flow-
ing through it in the unit time. In particular, we consider
two contributions to the total edge cost: a dynamic cost
and a static cost. For the dynamic cost, we consider as
a metric the power delay product, that is proportional to
the aggregate flow times the length squared. For the sta-
tic cost, we consider as a metric the leakage power that
is proportional to the edge length. The total cost of an
edge e = (u, v) is Ce(u, v) = Ce,d(u, v) + Ce,s(u, v) where
Ce,d ∝ w(e)||pi(u)− pi(v)||
2
2 and Ce,s ∝ ||pi(u)− pi(v)||
2
2. No-
tice that the static cost should be considered only if an edge
is installed.
A node r ∈ R in G is the abstraction of an on-chip
router/repeater. Its cost is dominated by the storage cost of




The total cost of a given network, is the sum of the cost











where a is the cost of carrying a unit of data through a wire
of unit length and c is the cost of storing a unit of data in
a router/repeater. Normalizing both terms in this equation
by a we obtain the objective function for the optimization











where α = b/a and λ = c/a. These two parameters have
a straightforward interpretation and play an important role
in trading-off different network implementation: λ is the
relative cost of storing one bit of data with respect to moving
it from one point to another of the chip while α is the relative
cost of leakage versus dynamic power for a unit wire.
4. ON-CHIP COMMUNICATION SYNTHE-
SIS
Networking is about sharing media. Consider an ideal case
where installing wires does not cost anything and, moreover,
the cost of a wire is linear in the throughput. For this special
case, a shared wire has the same cost as two wires carrying
half its throughput. Consequently, in the case of linear cost,
the optimal solution is always a collection of point-to-point
channels. Sharing wires is advantageous only if their cost
is a concave function of the throughput which also subsume
the case of installation cost (fixed-charge networks).
The on-chip communication synthesis problem can be for-
mulated as a mixed-integer linear programming (MILP) prob-
lem. We introduce the auxiliary binary variables ze such
that ze = 1 if w(e) > 0 and ze = 0 if w(e) = 0; also, for an















∀s ∈ S, (s, d) ∈ S × D
X
(s,j)∈E
ω((s, j), (s, d)) = b(s, d) (4)
∀d ∈ D, (s, d) ∈ S ×D
X
(i,d)∈E
ω((i, d), (s, d)) = b(s, d)
∀r ∈ D, (s, d) ∈ S × D
X
(i,r)∈E
ω((i, r), (s, d)) =
X
(r,j)∈E
ω((r, j), (s, d))
∀e ∈ E w(e) ≤ Uze (5)
∀e ∈ E, w(e) ≥ 0 (6)
∀e ∈ e ze ∈ {0, 1} (7)
Where U =
P
(s,d)∈S×D b(s, d). The uncapacitated fixed-
charge network problem, that is NP -Hard, can be reduced
to our problem that is, therefore, at least as hard. In Sec-
tion 5 we explain why using an MILP solver is not a vi-
able solution. The cost function is the one discussed above.
Equation (4) captures the flow conservation constraints while
Equation (5) forces the flows to be different from zero only
if an edge is installed.
5. TWO-STEP HEURISTIC ALGORITHM
Consider a chip whose vertical and horizontal dimensions
are h and w respectively. First, we define a graph G on
which we perform an optimization in terms of node positions
pi and data flow routing ω. Nodes in such graph correspond
to either switching points or clocked repeaters that are used
to pipeline a signal travelling a distance larger than lst. We
build the graph G by sampling the two chip dimensions h
and w with a spacing σ. The total number of routers or
clocked repeaters is |R| = dh/σedw/σe.
Using an MILP solver to implement the optimal on-chip
network is not a viable solution. The reason is that the
number of variables of the optimization problem is |E|(1 +
|S ×D|) where |E| is of the order of (|S|+ |D|+ |R|)2. For
h = w = 20mm, σ = lst = 2.5mm and |S| = |D| = 16
the number of variables exceeds 2 millions, a complexity
that no solver can handle.... Hence, we solve the problem
by dividing the synthesis flow in two steps: optimal assign-
ment of source and destination nodes to extra nodes (e.g.
routers) and optimal routing. Both sub-problems are NP -
Hard: the optimal assignment is the k-Median problem [30],
while the optimal routing in presence of installation cost is
the fixed-charge uncapacitated multicommodity flow network
optimization problem. Algorithm 1 shows the pseudocode of
our synthesis algorithm.
Algorithm 1
Require: p← (h,w, σ, lst, λ, α)
network synthesis(S,D, pi, b, k, p)
R← grid(p.h, p.w, p.σ)
C ← S ∪D ; F ← R
(Φ, I)← k median( k, F, C, pi)
G′ ← routing graph( F,C,Φ, I)
routes← opt routing(G′, S,D, b, pi, p.lst, λ, α)
Let p = (h,w, σ, lst, λ, α) be the tuple containing the pa-
rameters defined above. The first step is to determine the
set of routers R by superimposing a grid on the chip area
whose granularity is determined by the spacing parameter σ.
Then, an instance of the k-median problem is solved where
the cities are the set of sources and destinations and the fa-
cilities are the set of routers. Notice that the function pi is
used by the algorithm to determine connection costs. The
k-median problem can be stated as follows. Let G be a bi-
partite graph with bipartition (F, C) of its vertices, where F
is a set of facilities and C a set of cities and let k be the max-
imum number of facilities that are allowed to be opened. Let
cij be the cost of connecting city j to (opened) facility i. The
problem is to find a subset of facilities I ⊆ F, |I | ≤ k and
an assignment Φ : C → I of cities to facilities in I such that
the total connection cost is minimized. We use the approx-
imation algorithm given in [30]. The running time of such
algorithm is O(m logm(L + log(n))) where n = |F | + |C|,
m = |F ||C| and L = log(max(ci,j)/min(ci,j)) (where in our
case m = |S ×D|hw/σ2 approximately).
Our second step is the optimal routing between sources
and destinations. Algorithm 2 shows the pseudocode that
performs such step. Notice that each source destination con-
Algorithm 2
opt routing(G′, S,D, b, pi, p.lst, λ, α)
b′ ← sort(b)
w(e)← 0, ∀e ∈ E′
for all (s, d) commodity in the order b′ do
routes(s, d)← shortest path(G′, s, d, b′(s, d), pi, p.lst, λ, α, w)
w ← flow update(routes(s, d), b′)
end for
straint must be routed on a simple path because a cycle
would obviously increase the network cost and flow splitting
would also increase the cost since the edge cost function is
concave in the bandwidth. In other words, given a path
that carries a single commodity b(s, d), the ratio between
dynamic and static power is b(s, d)/α, which means that
the installation cost is worthier for higher throughput con-
straints. For this reason we sort all (s, d)-commodities in
decreasing order. For each commodity in this order, we
route it using a modified version of shortest path where
the edge relaxation is done in the following way. Given
an edge e = (u, v) and the current commodity b′(s, d), if
w(e) > 0 then d(u, v) = d(u) + b′(s, d)(δ(u, v) + λ) oth-
erwise d(u, v) = d(u) + b′(s, d)(δ(u, v) + λ) + αδ(u, v). If
d(v) > d(u) + d(u, v) then set d(v) = d(u) + d(u, v) and let
u be the predecessor of v. Edges are selected only if their
length is smaller that lst. The complexity of opt routing
is O
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We present the application of our synthesis flow to two
paradigmatic case studies of SOC design: (1) a chip-multiprocessor
(CMP) with 16 cores similar to the ones discussed in [13,
15, 19] and (2) the Video Object Plane Decoder (VOPD), an
application-specific SOC for which various possible NOCs
are analyzed in [4]. For both cases, we assume to implement
the design using a 65nm technology process, similar to those
discussed in [13, 19, 27].
Determining the critical sequential length. Accord-
ing to Equation 1, the choice of the transmission clock fre-
quency determines the value of the critical sequential length
lst. This choice is an input parameter in our CAD tool
because, as discussed in in Section 3, designers may want
to trade-off latency for bandwidth. In fact, as done for low-
power circuit design [5], additional pipelining can be applied
to a wire beyond what is necessary to span a certain distance
L in order to recover extra times slack that can be used
to scaled down (statically) the supply voltage. This leads
to obtain a quadratic reduction in active power and also
a super-linear reduction in leakage power (as leakage cur-
rent has a strong dependency on drain voltage in nanometer
processes) [13]. For the examples discussed next we have
chosen two values of lst equal respectively to 2.5mm and
5mm. Notice that in building the on-chip communication
structure we limit ourselves to consider only intermediate
metal layers sharing the same value of lst
2.
2
This assumption is not very restrictive considering that typically (1)
intermediate layers have the same, or very similar, physical structure
and (2) the lower metal layers are used to interconnect the logic on the
functional blocks while the top metal layers are dedicate to distrib-
ute clock signals, supply voltage and ground planes. Still, in future
work we plan to extend our approach to multiple heterogeneous metal
layers that are likely become common in more aggressive technology
processes.
Figure 3: Block diagram of the VOPD [4].
Figure 4: Network implementation costs as function
of k parameter for VOPD (lst = 2.5mm).
Results for the VOPD. Figure 3 shows the block dia-
gram of the VOPD from [4] with the channel communica-
tion bandwidth annotated in MB/s. We used Parquet [1]
to derive a floorplanning for the VOPD design with our
65nm technology, and we obtained a chip whose dimensions
are 7.5 × 5mm. Figure 4 reports the total network costs
values of Equation 3 and the two values of its two terms
(communication and switching cost) as we sweep k in the
range [2, 19] with lst = 2.5mm. The optimal solution is
obtained for k = 14 and the corresponding final communi-
cation scheme is reported in Figure 6. A suboptimal solution
is shown in Figure 6 (k = 4). In these diagrams, the trian-
gles correspond to source or destination ports, the square to
clocked repeaters (flip-flops) and the circle to routers. No-
tice that the optimal solution corresponds to a collection
of point-to-point channels, while the suboptimal solution
contains a couple of packet-switching routers. In fact, for
both lst = 2.5mm and lst = 5mm we have that the op-
timal schemes rely on point-to-point communication, sug-
gesting that with such technology processes a NOC is not
a value proposition for application-specific SOCs like the
VOPD that present a fairly linear block-level diagram where
most blocks communicate only with their neighbors (Fig. 3).
Figure 5: NOC for VOPD (k = 14, lst = 2.5mm).
Results for the On-Chip Multiprocessor. For the
chip-multiprocessor (CMP) with 16 homogeneous cores we
assumed: a placement based on a regular 4×4 grid topology,
a chip size of 20 × 20mm, and that each processor commu-
nicates with every other processor at the compound rate
of 2GB/s. Figures 7 and 8 illustrate the results in terms
of total network costs values as we sweep k in the range
[2, 16] with lst = 5mm and lst = 2.5mm respectively. It is
clear that to halve lst (i.e. we double the amount of wire
pipelining) decreases the cost contribution due to line com-
munication (on average by 50%) while it increases the one
due to switching (on average by 50%). However, the saving
in power consumption gained by the wires dominates the
more expensive switching activity leading to a net saving in
the total cost.
These facts translate into the optimal solution of Fig 9 (a
pipelined ring) for k = 4 when lst = 5mm and the one of
Fig. 12 (a regular mesh) for k = 16 when lst = 2.5mm. For
comparison consider the alternative suboptimal solution of
Fig. 10 for k = 16 when lst = 5mm and Fig. 11 for k = 4
when lst = 2.5mm.
We emphasize that all these network topologies are gen-
erated automatically by our tool and that, differently from
other approaches, we don’t complete a mapping onto a li-
brary of pre-designed topologies (meshes, tori, butterflies,...).
7. CONCLUDING REMARKS
We presented a tool for the automatic synthesis of on-
chip micro-network topologies. Given the complexity of the
problem that is in general NP -Hard, we separate it in opti-
mal network access allocation (e.g. k-median) and optimal
routing. We selected efficient algorithms to solve both steps.
Our optimization takes into account parameters that are
directly connected to the physical implementation of on-chip
Figure 6: NOC for VOPD (k = 2, lst = 2.5mm).
Figure 7: Network implementation costs as function
of k parameter for 16-core processor (lst = 2.5mm).
networks. In particular we consider both dynamic and static
power consumption of wires, trade-off between communica-
tion and switching power, as well as the role played by the
critical sequential length.
We evaluated our algorithms on two examples: the VOPD
decoder and a 16 cores On-Chip Multiprocessor. In the first
case, we identified as best solution a point-to-point imple-
mentation. In the second case the optimal topology depends
on the value of the critical sequential length and varies from
a ring to a mesh.
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